Hardware Decompression Techniques for FPGA-based Embedded Systems

Hardware Decompression Techniques for FPGA-based Embedded Systems

Abstract

In this work, we present hardware decompression accelerators for widening the bottleneck between slow nonvolatile memories on the one side and high-speed FPGA configuration interfaces and fast softcore CPUs on the other side. We discuss different compression algorithms suitable for a hardware accelerated decompression on FPGAs as well as on CPLDs. The algorithms will be investigated with respect to the achievable compression ratio, throughput, and hardware overhead. This leads to various decompressor implementations with one capable to decompress at high data rates of up to 400 megabytes per second under optimal conditions while only requiring slightly more than a hundred lookup tables. We will evaluate how these decompressors perform on configuration bitstreams for different FPGAs as well as for softcore CPU binaries.

Bibtex

@article{trets09koch,
       author = {Dirk Koch and Christian Beckhoff and J\"{u}rgen Teich},
       title = {Hardware Decompression Techniques for FPGA-based Embedded Systems},
       journal = {ACM Transaction on Reconfigurable Technology and Systems {(TRETS}},
       year =      {2009},
       volume =    {2},
       number =    {9},
       month =     {june},
       issn =      {1936-7406},
       pages =     {1--23},
       publisher = {ACM},
       address =   {New York, NY, USA}
 }